Difference between signal and a variable in VHDL.
CPU and register level changes during a function call.
Memory model of an OS and where the global variables are stored.
Sequence detector
Some programming questions based on algorithm design

Question

Difference between signal and a variable in VHDL.
CPU and register level changes during a function call.
Memory model of an OS and where the global variables are stored.
Sequence detector
Some programming questions based on algorithm design

Sigiloso · Accepted Answer

All the questions were very easy, but some were unexpected

Texas Instruments

Pergunta de entrevista da empresa Texas Instruments

Resposta da entrevista

Empresas seguidas

Buscas de vagas