The signal is more public in code and can transfer data between modules and update in the next active edge of the clock vs. variable is just in one process which defined in that. Blocking and nonblocking in Verilog is the same as signal and variable in VHDL