Design a FSM for outputting x/3 without the remainder.
Sigiloso
3 states in the FSM: A: represent remainder = 0 B: represent remainder = 1 C: represent remainder = 2 in the transitaions between states we output each time '0' or '1' according to the remainder.