Pergunta de entrevista da empresa IEC Electronics
Design a basic AND gate using transistor level logic.
Resposta da entrevista
Sigiloso
4 de nov. de 2012
Paralleled NMOS followed by series PMOS
Design a basic AND gate using transistor level logic.
Sigiloso
Paralleled NMOS followed by series PMOS