Pergunta de entrevista da empresa Cirrus Logic

Filter design questions (pole/zero placement). Static Timing Analysis question between 2 clock domains. Convert this circuit into only NOR gates.