Pergunta de entrevista da empresa Intel Corporation
Had to create a flip-flop with asynchronous and other with synchronous reset using system verilog
Resposta da entrevista
Sigiloso
29 de abr. de 2025
The reset signal has to be accounted in the always for the asynchronous module. The synchronous does not include the reset in the always declaration