Pergunta de entrevista da empresa Synopsys

How do you verify the memory designed in verilog with test bench?