Is functional verification of an analog subsystem performed by the test or systems engineer?
Sigiloso
This is a representative dumb question I got from their principle engineer. The answer was dependent on the the verification plan. I don't think these guys bothered much with test plans.