It was 1 hr session. It consisted of resume questions, verilog coding, and other questions about reset, etc asked about system verilog, UVM, finite state machine coding, all the projects listed in the resume.