Pergunta de entrevista da empresa Xilinx

Q: FPGA pipeline design and timing optimization