Continuous Assignment is a way to continuously assign values to a wire or reg in Verilog. It is typically used for describing combinational logic and is specified using the assigned keyword.