after the simulation when the schematic is made in the synthesis it is taken in parts and the logic verification is done thoroughly. it is different from gate level testing.