start with self intro, then simple interview with basic questions on digital and Verilog, sv constraints, assertions, uvm. mostly differences and deep knowledge on points you explain have to be take care.
Perguntas de entrevista [1]
Pergunta 1
Differences btwn flip-flop and latch with timing diagram