There are two technical rounds. The first round emphasizes FPGAs, HDL languages (such as Verilog or VHDL), and includes coding challenges related to RTL design. The second round may focus on advanced design concepts