I was asked to talk about myself and my experience, then the interviewer asked me some verification questions a few Systemverilog related: Randomization and constraints. Using queues. Using assertions and a few UVM related: Using TLMs. Connection between sequencer and driver.