Resume were shortlisted. Personal interview were conducted. First basics we're checked . Then in-depth questions were asked. Questions were asked from answers given. When no idea was given. New question were asked

They asked about cmos physical design flow (floorplan powerplan placement clock tree synthesis routing and signoff).Later they told me to wait and i got to know that I was rejected there were a lot of flaws in the exam itself