First round all the basics of digital verilog sv uvm and projects. Diff between reg and wire,combinational and sequential ,interface constraints mailbox uvm phases diff between latch and flip flop

The process was smooth but there was no respect towards my timings and availability. There was multiple interview on technical topics, followed by HR interview, otherwise it was a good interview process