Interestingly verilog code was asked . Verilog counter design and some matlab codes. Questions about the course work and my teaching aid job. Questions on ldo were asked as part of my project. But even i was not satisfied with my performance

Have interviews with a principal engineer and VP. Average difficulty. All the questions are related to what I write on my resume. Each interview lasts about 45 mins. People are kind.