Vhdl verilog and STA was asked, it was mostly based on past experience. Basics of uvm can provide a good edge over others. There was only 1 interview round process and the offer was made.