Very simply so just look the definition of your VLSI book. You can slow down clock frequency to solve setup time violation but you can do nothing about hold time violation once the chip has been made. Of course during the design you can insert buffers. Coupling capacitors will couple the signal between two wires you have charging discharing time and glitches.