Interview was good, interviewer asked couple questions in verilog regarding state machines and timing analysis. Also asked system verilog and system C basics. It was only a F2F for me.