The interview process consisted of three rounds — a written technical test, a design verification technical interview, and an HR discussion. Questions mainly focused on Verilog, SystemVerilog, UVM concepts, and project experience. The interviewers were professional and emphasized practical understanding and debugging skills.