2 rounds 1hr each with manager and full time engineer. Mostly technical discussion about verilog, uvm and digital design. also about previous experiences and relevant courses taken. some previous project related question but mostly testing conceptual knowledge.
