1) Typed complete code within 10min (need practice before interview) 2) clock gating/lower voltage (which may imply slower clock design) 3) spare cell location / netlist update / PD update / LEC (potentially multiple steps: RTL-to-syn netlist, syn-netlist-to-scan netlist, scan netlist-to-final PD netlist)